Binary Moment Diagrams (BMDs) provide a canonical representations for linear functions similar to the way Binary Decision Diagrams (BDDs) represent Boolean functions. Within the class of linear functions, we can embed arbitary functions from Boolean variables to real, rational, or integer values. BMDs can thus model the functionality of data path circuits operating over word level data. Many important functions, including integer multiplication, that cannot be represented e ciently at the bit level with BDDs have simple representations at the word level with BMDs. Furthermore, BMDs can represent Boolean functions with around the same complexity as BDDs.
Introduction
Binary Decision Diagrams (BDDs) have proved successful for representing and manipulating Boolean functions symbolically 4] in a variety of application domains. Building on this success, there have been several e orts to extend the BDD concept to represent functions over Boolean variables, but having non-Boolean ranges, such as integers or real numbers Table 1 : Categorization of Graphical Function Representations. 1, 7, 8, 15, 17] . This class of functions is sometimes termed \pseudo-Boolean" 12]. Many tasks can be expressed in terms of operations on such functions, including integer linear programming, matrix manipulation, spectral transforms, and word-level digital system analysis.
To date, the proposed representations for these functions have proved too fragile for routine application|too often the data structures grow exponentially in the number of variables.
In this paper we propose a new representation called Multiplicative Binary Moment Diagrams (*BMDs) that improve on previous methods. *BMDs incorporate two novel features: they are based on a decomposition of a linear function in terms of its \moments," and they have weights associated with their edges which are combined multiplicatively. These features have as heritage ideas found in previous function representations, namely the Reed-Muller decomposition used by Functional Decision Diagrams (FDDs) 9, 14] , and the additive edge weights found in Edge-Valued Binary Decision Diagrams (EVBDDs) 15]. The relations between the various representations are described more fully below. *BMDs are particularly e ective for representing digital systems at the word level, where sets of binary signals are interpreted as encoding integer ( xed point) or rational ( oating point) values. Common integer and oating point encodings have e cient representations as *BMDs, as do operations such as addition and multiplication. *BMDs can also represent Boolean functions as a special case, with size comparable to BDDs. *BMDs can serve as the basis for a hierarchical methodology for verifying circuits such as multipliers. At the low level, we have a set of building blocks such as add steppers, Booth steppers, and carry save adders described at both the bit level (as combinational circuits) and at the word level (as algebraic expressions). Using a methodology proposed by Lai and Sastry 15], we verify that the bit-level implementation of each block implements its wordlevel speci cation. At the higher level (or levels), a system is described as an interconnection of blocks having word-level representations, and the speci cation is also given at the wordlevel. We then verify that the composition of the block functions corresponds to the system speci cation. By this technique we can verify systems, such as multipliers 5] , that cannot be represented e ciently at the bit level. We also can handle a more abstract level of speci cation than can methodologies that work entirely at the bit level.
Graphical Function Representations
Methods related to ordered BDDs for representing functions as graphs can be categorized as shown in Table 1 . First, the range of a function can be either Boolean or numeric, e.g., integer, rational, or real. Second, we will consider two methods of decomposing a function with respect to a Boolean variable x: in terms of its value at x = 1 and x = 0 (pointwise decomposition), or its \moments," i.e., its value at x = 0 and how this value changes as x changes to 1. Finally, the values of a numeric function can be expressed in terms of values associated with the leaves or with the edges. Note that in all cases we assume a total ordering of the variables and that variables are tested according to this ordering along any path from the root to a leaf. 
Recursive Decompositions of Functions
The graph representations of functions we consider expand a function one variable at a time, rather than in terms of all the variables, as do the tabular form and the monomial expansions of Figure 1 . Better insight can be gained by considering recursive decompositions of the function, where a function is decomposed in terms of a variable into two subfunctions. In our graphical representation, each vertex denotes a function. The outgoing branches from the vertex indicate the subfunctions resulting from the decomposition with respect to the vertex variable. For function f over a set of Boolean variables, let f x (respectively, f x ) denote the positive (resp., negative) cofactor of f with respect to variable x, i.e., the function resulting when constant 1, (resp., 0) is substituted for x. BDDs are based on a pointwise decomposition, where the function is characterized with respect to some variable x in terms of its cofactors. Function f can be expressed in terms of an expansion (variously credited to Shannon and to Boole): f = x^f x _ x^f x In this equation we use^and _ to represent Boolean sum and product, and overline to represent Boolean complement. For expressing functions having numeric range, the Boole-Shannon expansion can be generalized as:
where , +, and ? denote multiplication, addition, and subtraction, respectively. Note that this expansion relies on the assumption that variable x is Boolean, i.e., it will evaluate to either 0 or 1. Both MTBDDs and EVBDDs 15, 17] are based on such a pointwise decomposition. As with BDDs, each vertex v describes a function f in terms of its decomposition with respect to variable x = Var(v). The two outgoing arcs: Lo(v) and Hi(v) denote functions f x and f x , respectively. A leaf vertex v in an MTBDD has an associated value Val(v). The moment decomposition of a function is obtained by rearranging the terms of Equation 1:
where f _x = f x ? f x is called the linear moment of f with respect to x. This terminology arises by viewing f as being a linear function with respect to its variables, and thus f _x is the 4 partial derivative of f with respect to x. Since we are interested in the value of the function for only two values of x, we can always extend it to a linear form. The negative cofactor will be termed the constant moment, i.e., it denotes the portion of function f that remains constant with respect to x, while f _x denotes the portion that varies linearly. Relating to the monomial expansion presented earlier, the two moments of function f partition the set of monomial terms into those that are independent of x, i.e., b x = 0 (f x ), and those that vary linearly with x, i.e., b x = 1 (f _x ). We will de ne two forms of graphs representing functions according to a moment decomposition. In both cases, vertex v denoting function f is labeled by a variable x = Var(v), and has two outgoing arcs: Lo(v) denoting function f x and Hi(v) denoting function f _x . We will term graphs of this form \Moment" Diagrams (MDs) as opposed to \Decision" Diagrams (DDs). The distinction is based on the rules used to evaluate a function for some valuation of the variables. In a decision diagram one simply traverses the unique path from the root to a leaf determined by the variable values, possibly accumulating edge weights. For example, consider the evaluation of a MTBDD for Boolean variable assignment . That is, denotes a function that for each variable x assigns a value (x) equal to either 0 or to 1. The evaluation starting at vertex v can be de ned as:
In a moment diagram, evaluation requires consideration of multiple paths in the graph. For every vertex v labeled by a variable x that evaluates to 1, subgraphs Lo(v) and Hi(v) must both be evaluated and their results summed. The evaluation of BMD for Boolean variable assignment starting at vertex v can be de ned as:
In return for the more complex evaluation rule of moment diagrams, we obtain graphs that are potentially much more compact. By way of comparison, the moment decomposition of Equation 2 is analogous to the ReedMuller expansion (also called the positive Davio expansion 9]) for Boolean functions:
The expression f x f x is referred to as the Boolean di erence of f with respect to x 21], and in many ways is analogous to our linear moment. Other researchers 9, 14] have explored the use of graphs for Boolean functions based on this expansion, calling them Functional Decision Diagrams (FDDs). By our terminology, we would refer to such a graph as a \moment" diagram rather than a \decision" diagram. One method to represent functions yielding numeric values, used by MTBDDs and by BMDs, is to simply introduce a distinct leaf vertex for each constant value needed. This approach has the drawback, however, that many leaves may be required, often exponential in the number of variables. Figure 2 illustrates the complexity of the function mapping a vector of Boolean variables: x n?1 ; . . . ; x 1 ; x 0 to an integer value according to its interpretation as an unsigned binary number. As can be seen, the MTBDD representation will grow exponentially with the word size, since there are 2 n di erent values for the function. A second method for de ning function values is to associate weights with the edges. This idea was originated by Lai, et al in their de nition of EVBDDs. In their case, edge weights are combined additively, i.e., the value of a function is determined by following a path from a root to a leaf, summing the edge weights encountered. As shown on the right side of Figure  2 , the edge weights of EVBDDS can lead to a much more compact representation than with MTBDDs. In our drawings of EVBDDs, edge weights are shown in square boxes, where an edge without a box has weight 0. For representing a sum of weighted bits, this representation achieves a linear complexity. Various schemes can be used for \normalizing" edge weights so that the resulting graph provides a canonical form for the function. For example, the standard formulation of EVBDDs requires that edge Lo(v) for any vertex v have weight 0.
Edge Versus Terminal Weights
The bottom of Figure 2 shows the BMD representation of the same function. Observe that the graph for this function grows linearly with word size. In our drawings for BMDs, the solid line leaving vertex v indicates Hi(v), the linear moment. The linear moment of X with respect to any variable x i is simply its binary weight 2 i , giving rise to the simple 6 linear structure shown. Thus, the moment decomposition is su cient for simplifying the representation of this function. *BMDs also have edge weights, although the weights combine multiplicatively rather than additively. Although not the case for Figure 3 , edge weighting can lead to a much more concise representation of a function. As an illustration, Figure 3 shows three representations of the function 8?20z+2y+4yz+12x+24xz+15xy. The upper graph is a BMD, with the leaf values corresponding to the coe cients in the monomial expansion. As the gure shows, the BMD data structure misses some opportunities for sharing of common subexpressions. For example, the terms 2y + 4yz and 12x + 24xz can be factored as 2y(1 + 2z) and 12x(1 + 2z), respectively. The representation could therefore save space by sharing the subexpression 1 + 2z. For more complex functions, one might expect more opportunities for such sharing. The two forms of *BMDs, shown at the bottom of Figure 3 indicate how *BMDs are able to exploit the sharing of common subexpressions. In our drawings of *BMDs, we indicate the weight of an edge in a square box. Unlabeled edges have weight 1. In evaluating the function for a set of arguments, the weights are multiplied together when traversing downward. There are a variety of di erent rules for manipulating edge weights, resulting in di erent representations. We will describe two di erent sets of rules|one that results in rational weights, even when manipulating integer functions (left), and one that yields integer weights, but is only applicable for integer functions (right). Observe that these two rules yield graphs with identical branching structure, but di ering in edge weights. For the remainder of the presentation we will consider mainly *BMDs, The e ort required to implement weighted edges is justi ed by the savings in graph sizes. For functions with integer ranges, we will use integer edge weights. Keeping edge weights as integers is easier than maintaining rational numbers. If we approximate rational numbers with oating point representations, the vagaries of the rounding behavior could greatly complicate the use of *BMDs in formal veri cation.
Algebraic Structure
Although we have presented BMDs and *BMDs as methods for representing functions over Boolean variables, they can also be viewed as representing arbitrary linear functions. For example, the BMD of Figure 1 can be viewed as representing the function F(x; y) = 8 ?
20z + 2y + 4yz for arbitrary values of y and z. The rule for evaluating a graph given a numeric variable assignment then becomes:
The class of linear functions can be de ned as either those that can be expressed as a sum of monomial terms, or as those functions that obey Equation 2 for all variables. An algebraic structure for linear functions provides further insight into our representation. Let L denote the set of linear functions, and for a variable assignment let f( ) denote the result of evaluating linear function f according to this assignment. We can de ne addition of linear functions in the usual way, i.e., the sum of two functions f + g is a function h such 8 that h( ) = f( ) + g( ). It can be seen that the algebraic structure hL; +i forms a group, having as identity element the function that always evaluates to 0. We could de ne a multiplication over functions in a similar fashion, but then the class of linear functions would not be closed under this operation. The product of two linear functions could yield a quadratic function. In particular, the product of functions f and g, denoted f g can be de ned recursively as follows. If these functions evaluate to constants a and b, respectively, then their product is simply f g = a b. Otherwise assume the functions are given by their moment expansions (Equation 2) with respect to some variable x. The product of the functions can then be de ned as: f g = f x g x + x(f x g _x + f _ x g x ) + x 2 f _x g _ x (6) One can readily show that this de nition is unambiguous|the result is independent of the ordering of the variables in the successive decompositions. Instead of conventional multiplication, we can de ne an operation^ with similar properties, except that it preserves linearity. This involves \demoting" the quadratic term in the equation for conventional multiplication to a linear term. The linear product of functions f and g, denoted f^ g, is de ned recursively as follows. If these functions evaluate to constants a and b, respectively, then their linear product is simply their product: f^ g = a b. Otherwise assume the functions are given by their moment expansions (Equation 2) with respect to some variable x. Their linear product is de ned as f^ g = f x^ g x + x(f x^ g _x + f _x^ g x + f _x^ g _x ) (7) One can show that the de nition is independent of the ordering in the decomposition. The algebraic structure hL; +;^ i forms a ring. That is,^ is associative, and it distributes over +.
Furthermore, the function that always yields 1 serves as a unit for this ring. Although the linear product operation is not the same as conventional multiplication, there are two important cases where we can safely use f^ g as a replacement for f g. First, under the Boolean domain restriction, i.e., considering only variable assignments such that (x) 2 f0; 1g, we are guaranteed that f g]( ) = f^ g]( ). Second, de ne the support of a function f as those variables x such that f _x 6 = 0. Under the independent support assumption, where functions f and g have disjoint support sets, we have that f g = f^ g for any variable assignment. In particular, for any variable x we must have that either f _x or g _x is identically 0, and hence the quadratic term of Equation 6 drops out. In general, we can \linearize" any operation op to create an operationôp such that for any Boolean variable assignment , we have fôp g]( ) = f( ) op g( (9) As before, the de nition is independent of the variable ordering. In general, this linearization would not yield valid results for non-Boolean variable assignments, whether or not the 9 arguments have independent support. For example, the linearized form of exponentiation would convert (x + 2) y into 1 + y + xy.
Representation of Numeric Functions
*BMDs provide a concise representation of functions de ned over \words" of data, i.e., vectors of bits having a numeric interpretation. Letx represent a vector of Boolean variables: x n?1 ; . . . ; x 1 ; x 0 . These variables can be considered to encode an integer X according to some encoding, e.g., unsigned binary, two's complement, BCD, etc. As Figure 2 shows, the *BMD (as well as BMD) representations for X according to an unsigned binary encoding have linear complexity. Figure 4 illustrates the *BMD representations of several common encodings for signed integers, where x n?1 is the sign bit. The sign-magnitude encoding gives integer value X = ?1 x n?1 X 0 , where X 0 is the unsigned integer encoded by the remaining bits. Observe that this can be expressed in the linear form (1?2x n?1 )X 0 , yielding a graph structure where both moments for variable x n?1 point to the graph for X 0 , but having edge weights 1 and ?2.
As the other graphs in the gure illustrate, both two's complement and one's complement encodings can be viewed as sums of weighted bits, where the sign bit is weighted either ?2 n?1 (two's complement) or 1 ? 2 n?1 (one's complement) 18].
The conciseness of *BMDs arises from two important properties of typical encodings. First, many encodings are based on a sum of weighted bits. In terms of the monomial expansion, this implies that the terms are all of low degree. Second, the regularity of the encodings gives rise to many subexpressions di ering only by multiplicative factors. This leads to sharing of subgraphs in the *BMD, with edge weights denoting the di erent factors. Table 2 provides a comparative summary of the four function representations for a number of word-level operations on unsigned data. *BMD examples of these functions are included in this paper. As can be seen, MTBDDs are totally unsuited for this class of functions. The range of the functions to be represented is simply too large. EVBDDs yield better results for representing word-level data and for representing \additive" operations (e.g, addition and subtraction) at the word level. This capability was exploited by Lai and Sastry in verifying adder circuits against word-level speci cations 15]. On the other hand, EVBDDs cannot e ciently represent more complex functions such as multiplication, squaring, and exponentiation. Thus, for example, they cannot be used for verifying multipliers. In fact, all published examples that can be handled e ciently at the word level using EVBDDs can be handled at the bit level using BDDs. Their utility in verifying circuits is mainly for providing a more abstract form of speci cation. Both BMDs and *BMDs are much more e ective for representing word-level operations. BMDs remain of polynomial (quadratic) size for both multiplication and for squaring, although they grow exponentially for exponentiation. *BMDs do even better, being quadratic for squaring and linear for all other operations listed. By verifying circuits at the word level with *BMDs, we can handle classes of systems that are beyond the capability of BDDs and other bit-level techniques. Figure 5 illustrates the *BMD representations of addition and multiplication expressed at a word level. Observe that the sizes of the graphs grow only linearly with the word size n. Word-level addition can be viewed as summing a set of weighted bits, where bits x i and y i both have weight 2 i . Word-level multiplication can be viewed as summing a set of partial products of the form x i 2 i Y . As with BDDs, the representation of a function depends on the variable ordering. For example, Figure 6 shows the *BMDs for word-level multiplication under two additional variable orderings. Observe that although these graphs appear more complex than the one of Figure 5 , their complexity still grows only linearly with n. In our experience, *BMDs are much less sensitive to variable ordering than are BDDs. For representing the function X 2 , both the BMD and the *BMD have quadratic complexity. The representation can be seen to follow a recursive expansion of the function based on the decomposition: X = X n = 2 n?1 x n?1 + X n?1 , where X k denotes the weighted sum of variables x 0 through x k?1 . In terms of this decomposition we have: X 2 n = (2 n?1 x n?1 + X n?1 ) 2 2 2n?2 x 2 n?1 + 2 n x n?1 X n?1 + X 2 n?1 Since x n?1 is Boolean-valued, we can \demote" the quadratic term x 2 n?1 to a linear term x n?1 . Thus, the constant moment for the function is X 2 n?1 , while the linear moment is 2 2n?2 + 2 n X n?1 = 2 n (X n?1 + 2 n?2 ). In our example with n = 4, the left subgraph represents the function X 2 3 , while the right side represents the subgraph 16(X 3 + 4). Observe that the di erent constant o sets for each bit cause the growth of the graph to be quadratic rather than linear. That is, there is no sharing between the graphs for the terms X i?1 + 2 i?2 for di erent values of i. For many applications, this quadratic complexity is acceptable. For example, we could represent the square of a 32-bit number by a graph of around 530 vertices.
Representation of Boolean Functions
Boolean functions are just a special case of numeric functions having a restricted range. Therefore such functions can be represented as BMDs or *BMDs. The algebraic structure introduced in Section 2.3 provides a convenient notation for translating Boolean operations 12 into operations on linear functions. In particular, let f and g denote functions have Boolean ranges. Then we can de ne the standard Boolean operations as: Figure 8 illustrates the *BMD representations of several common Boolean functions over multiple variables, namely their Boolean product and sum, as well as their exclusive-or sum.
As this gure shows, the *BMD of Boolean functions may have values other than 0 or 1 for edge weights and leaf values. Under all variable assignments, however, the function will evaluate to 0 or to 1. As can be seen in the gure, these functions all have representations that grow linearly with the number of variables, as is the case for their BDD representations.
The representation for And follows due to the parallel between Boolean and linear products. The representation for Or can be seen to follow an iterative structure. In particular, let F n denote the Or of variables x 1 ; x 2 ; :::;x n , and G n denote their Nor, i.e., G n = 1 ? F n .
Function F n can be rewritten as:
Thus, the moments of function F n with respect to variable x n are F n?1 and G n?1 . Based on this result, function G n can be rewritten as:
Thus, the moments of function G n with respect to variable x n are G n?1 and ?G n?1 . In the center graph of Figure 8 , the vertices on the left side denote the sequence of Or functions, while those on the right side denote the sequence of Nor functions. The representation for Exclusive-Or follows a similar iterative structure. It can be generated by de ning function F n to be the Exclusive-Or of variables x 1 ; x 2 ;:::;x n , while letting G n denote the function G n = 1 ? 2F n . It can be shown that F n has moments F n?1 and G n?1 , while G n has moments G n?1 and ?2G n?1 . signal for the circuit. The relation between these two representations will be discussed more fully in our development of a veri cation methodology. The BDD representation shown in Figure 9 employs two techniques to reduce its size 3]. First, it represents a set of functions by a single graph with multiple roots, allowing different functions to share common subgraphs. In fact, the set of functions is maintained in strong canonical form, where every function to be represented is denoted by a unique root vertex. The *BMD representation can also use this form of sharing and maintained in strong canonical form. Second, the BDD contains \negative edges" (indicated by dots on the edge) to denote Boolean complementation. The use of edge weights in *BMDs has a similar e ect, although edge weights cannot be used to directly represent the complement operation: f = 1?f. Observe in any case that the *BMD representation for these functions has a similar structure to the BDD representation. Both grow linearly with the word size, with the *BMD requring 7 vertices per bit position, and the BDD requiring 5. In all of the examples shown, the *BMD representation of a Boolean function is of comparable size to its BDD representation. We conjecture, however, that this is not always the case. The two representations are based on di erent expansions of the function, and hence there would not seem to be any fundamental reason for them to be of similar complexity.
Factoring and Other Decision Properties
One powerful property of BDDs is that, given a BDD representation of a function f over a set of variablesx, one can easily nd solutions to the equation f(x) = 0 by tracing paths from the root to the leaf with value 0. This strength of BDDs is also a limitation. Since any problem that can be expressed as a function f having an e cient BDD representation is amenable to easy solution, this implies that BDDs cannot e ciently represent functions corresponding to intractable problems. Imagine for example, that it were possible to construct the 2n BDDs giving a bit-level representation of multiplication over n-bit integersx andỹ. Then we could potentially factor a large number K, by solving the equation:
where P i is the function representing bit i of the product, and k i is the ith bit of K. Observe in this equation that the values k i are constants, and therefore the computation involves forming the product of either true or complemented multiplier output functions. Experts consider factoring to be a \hard" problem. In fact, the RSA encryption algorithm 23] relies on the assumption that given the public key, one cannot derive the two prime factors of the key in a reasonable amount of time. Thus, one would expect that some step in the above scheme for factoring would break down. In the case of BDDs, the problem comes in trying to generate the BDD representations of the functions P i . It can be shown that these graphs grow exponentially with the word size 5].
De ne the task of \ nding a zero for function f" as nding a (Boolean) variable assignment such that f(x) = 0. We will call a representation for functions \easily invertible" if it 17 of this function is somewhat more complex, but still of size quadratic in n. The lack of an e cient inversion algorithm prevents one from factoring by this method. Observe that each edge in the graph is also represented as a weighted pair.
Maintaining Canonical Form
The functions to be represented are maintained as a single graph in strong canonical form. 
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such cases a vertex can be eliminated when both of its children are identical. This re ects the di erence between the two di erent function decompositions. Our rule for *BMDs is similar to that for FDDs 9, 14] .
For other values of the linear moment, the routine rst factors out some weight w, adjusting the weights of the two arguments accordingly. We show two versions of a function NormWeight according to whether integer or real-valued weights are to be used. For the integer case, we want to extract any common factor while ensuring that all weights are integers. Hence we take the greatest common divisor (gcd) of the argument weights. In addition, we adopt the convention that the sign of the extracted weight matches that of the constant moment. This assumes that gcd always returns a nonnegative value. For real-valued weights we adopt the convention that the weighted pair designating the constant moment for a vertex always has weight 0 (only when this moment is the constant 0) or 1. In the former case the weight of the pair designating the rst moment will have weight 1. Figure 12 shows the code for a function ApplyWeight to multiply a function, given as a weighted pair, by a constant value, given as a weight w 0 . This procedure simply adjusts the pair weight, detecting the special case where the multiplicative constant is 0. As long as all vertices are created through calls to the MakeBranch function and all multiplications by constants are performed by calls to ApplyWeight, the graph will remain in strongly canonical form.
The Apply Operations
As with BDDs, *BMDs are constructed by starting with base functions corresponding to constants and single variables, and then building more complex functions by combining simpler functions according to some operation. In the case of BDDs this combination is expressed by a single algorithm that can apply an arbitrary Boolean operation to a pair of functions. In the case of *BMDs we require algorithms tailored to the characteristics of the individual operations. To simplify the presentation, we show only a few of these algorithms and attempt to do so in as uniform a style as possible. These algorithms are referred to collectively as \Apply" algorithms. Figure 14 shows the fundamental algorithm for adding two functions. The function PlusApply takes two weighted pairs indicating the argument functions and returns a weighted pair indicating the result function. This algorithm can also be used for subtraction by rst multiplying the second argument by weight ? functions f and g and for variable x: f + g] x = f x + g x f + g] _ x = f _x + g _x This routine, like the other Apply algorithms, rst checks a set of termination conditions to determine whether it can return a result immediately. This test is indicated as a call to function TermCheck having as arguments the operation and the arguments of the operation. This function returns two values: a Boolean value done indicating whether immediate termination is possible, and a weighted pair indicating the result to return in the event of termination. Some sample termination conditions are shown in Table 3 . For the case of addition, the algorithm can terminate if either argument represents the constant 0, or if the two arguments are multiples of each other, indicated by weighted pairs having the same vertex element. Failing the termination test, the routine attempts to reuse a previously computed result. To maximize possible reuse it rst rearranges the arguments and extracts a common weight w 0 . This process is indicated as a call to the function Rearrange having the same arguments as TermCheck. This function returns three values: the extracted weight and the modi ed arguments to the operation. Some sample rearrangements are shown in Table 4 . For the case of addition rearranging involves normalizing the weights according to the same conditions used in MakeBranch and ordering the arguments so that the rst has greater weight. For example, suppose at some point we compute 6y ? 9z. We will extract weight ?3 (assuming integer weights) and rearrange the arguments as 3z and ?2y. If we later attempt to compute 15z ? 10y, we will be able to reuse this previous result with extracted weight 5.
If the routine fails to nd a previously computed result, it makes recursive calls to compute the sums of the two moments according to the minimum variable in its two arguments. In generating the arguments for the recursion, it calls a function SimpleMoment to compute the moments. This routine can only compute a moment with respect to a variable that either does not appear in the graph or is at its root, a condition that is guaranteed by the selection of x as the minimum variable in the two graphs. When the variable does not appear in the graph, the constant moment is simply the original function, while the linear moment is the constant 0. When the variable appears at the root, the result is the corresponding subgraph multiplied by the weight of the original argument. The nal result of PlusApply is computed by calling MakeBranch to generate the appropriate function and multiplying this function by the constant extracted when rearranging the arguments. Observe that the keys for table OpTable index prior computations by both the weights and the vertices of the (rearranged) arguments. In the worst case, the rearranging may not be e ective at creating matches with previous computations. In this event, the weights on the arcs would be carried downward in the recursion, via the calls to SimpleMoment. In e ect, we are dynamically generating BMD representations from the *BMD arguments. Thus, if functions f and g have BMD representations of size m f and m g , respectively, there would be no more than m f m g calls to PlusApply, and hence the overall algorithm has worst case complexity O(m f m g ). As we have seen, many useful functions have polynomial BMD sizes, guaranteeing polynomial performance for PlusApply. On the other hand, some functions blow up exponentially in converting from a *BMD to a BMD representation, in which case 26 This generic algorithm does not exploit particular properties of the operation.
the algorithm may have exponential complexity. We will see with the experimental results, however, that this exponential blow-up does not occur for the cases we have tried. The termination checks and rearrangements are very e ective at stopping the recursion. The Apply algorithms for other operations have a similar overall structure to that for addition, but di ering in the recursive evaluation. Comments in the code of Figure 14 delimit the \recursive section" of the routine. In this section recursive calls are made to create a pair of weighted pointers hw l ; v l i and hw h ; v h i from which the returned result is constructed.
For the remaining Apply algorithms we show only their recursive sections. Figure 15 shows the recursive section for applying an arbitrary binary operation op to a pair of functions. This algorithm can be seen to implement the linearized formôp de ned by Equations 9 and 9. At each recursive step of the computation in Figure 15 , we must sum the moments of the arguments to generate their positive cofactors, recursively apply the operation to these cofactors, and then subtract the constant moment to obtain a linear moment. In e ect we dynamically construct an MTBDD representation of the arguments. Thus, one would expect that this computation would perform poorly unless either the arguments have e cient MTBDD representations, or the termination checks and rearrangements can stop the recursion from expanding into a large number of cases. Rather than resorting to the generic Apply algorithm of Figure 15 , it is preferable to exploit properties of the operation so that the positive cofactors of the arguments do not need to be generated. Figure 16 shows how this can be done for multiplication, using the formulation of linear product given by Equation 7 . Each call to MultApply requires four recursive calls, plus two calls to PlusApply. With the rearrangements shown in Table 4 , we can always extract the weights from the arguments. Hence if the arguments have *BMD representations of m f and m g vertices, respectively, no more than m f m g calls will be made to MultApply. Unfortunately, this bound on the calls does not su ce to show a polynomial bound on the complexity of the algorithm. The calls to PlusApply may blow up exponentially. The algorithm is shown as having functional arguments and . When applied to a variable x, these \assignments" yield the constant factors to be used in the a ne substitution. The algorithm follows from the linear expansion of function f with respect to each variable x. Given that f = f x + xf _x , substituting mx + b for x yields: fj x mx+b = f x + bf _x + xmf _x and hence this substitution yields a function with moments f x + bf _x and mf _x . The routine maintains a table of previously computed substitutions. Observe that for given assignments and , recursive calls are generated from a vertex only once. The total number of calls to A neSubst is therefore linear in the graph size. Of course, the resulting calls to PlusApply could cause the algorithm to blow up exponentially. For the special case of full evaluation, however, where (x) = 0 for all variables x, each recursive call must return a constant function, and hence the overall complexity is linear. Figure 18 illustrates schematically an approach to circuit veri cation originally formulated by Lai Enc o (f(x 1 ; . . . ;x k )) = F(Enc 1 (x 1 ); . . .; Enc k (x k )) (12) That is, the circuit output, interpreted as a word should match the speci cation when applied to word interpretations of the circuit inputs. *BMDs provide a suitable data structure for this form of veri cation, because they can represent both bit-level and word-level functions e ciently. EVBDDs can also be used for this purpose, but only for the limited class of circuit functions having e cient word-level representations as EVBDDs. By contrast, BDDs can only represent bit-level functions, and hence the speci cation must be expanded into bit-level form. While this can be done readily for standard functions such as binary addition, a more complex function such as binary to BCD conversion would be di cult to specify at the bit level.
Veri cation Methodology

Component Veri cation
For circuits that can be represented e ciently as *BMDs at both the bit and the word level, the test of Equation 12 can be implemented directly. As an example, consider an n + m-Add-Stepper, illustrated in Figure 19 for n = 3 and m = 2. This circuit forms a basic building block for the class of multipliers we will verify. It has as inputs an n + m-bit partial product inputp, split into high order elements h n?1 ; .. . ; h 0 , and low order elements l m?1 ; . .. ; l 0 . This naming convention is adopted to expedite the multiplier veri cation, as will be discussed shortly. The other inputs are an n-bit multiplicand x n?1 ;. . . ; x 0 , and a single bit multiplier y. It produces an n + m + 1 bit partial product output z n+m ;. . . ; z 0 .
The bit-level structure for the circuit is shown in the gure, consisting of And gates and full adders blocks. Each full adder has three inputs a, b, and c. It produces a sum output at the right hand side with function a b c. It has a carry output at the top, with function expressed in terms of linear operators as a^ b+a^ c+b^ c?2a^ b^ c. From this representation we can use the algorithms PlusApply and MultApply to generate a *BMD representation of f i (p;x; y), the function at each output z i for 0 i n + m. The word-level speci cation for an n + m-Add-Stepper is simply P + 2 m y X, where P and X are the word-level interpretations of the partial product and multiplicand inputs. Both of these inputs are encoded as unsigned integers, as is the output. Veri cation therefore involves proving that the weighted sum of the bit-level output functions: P i=0;n+m 2 i f i is equivalent to the word-level speci cation. As with BDDs, this process can be completely automated and works well even for more complex realizations such as carry-lookahead adders. 30
Hierarchical Veri cation
For larger scale circuits, representing the bit-level functionality becomes too cumbersome and hence the method described above cannot be applied directly. For example, attempting to construct the bit-level functions for a multiplier would cause exponential blow-up with *BMDs, just as it does with BDDs. Instead, we can follow a hierarchical approach in which the overall circuit is divided into components, each having a word-level speci cation. Verication then involves proving 1) that each component implements its word-level speci cation, and 2) that the composition of the word-level component functions matches the speci cation. This approach works well for circuits in which the components have simple word-level speci cations. Such is the case for most arithmetic circuits. Figure 18 ). Thus, we can replace the nal stage in the circuit by its speci cation, shifting the encoding operations to the component inputs (middle). Continuing, we can similarly replace the second to last stage by its speci cation, shifting the encoding operations to its inputs. Finally, we can replace the rst stage by its speci cation, shifting the encoding operation to inputx (bottom). Observe that the multiplier inputsỹ remain in bit-level form. In general this methodology can use word-level representations of some signals and bit-level representations of others. As this gure illustrates, once we have veri ed all of the components, we can verify the overall circuit behavior by composing their word-level speci cations. For the case of the multplier this involves proving that a sequence of add steps implements multiplication. Note that in moving the encoding operations backward in the circuit, we require that the encoding function for a component input must match the output encoding of the component supplying that input. Table 5 indicates the results for verifying a number of multiplier circuits having the same structure as that of Figure 20 . As can be seen, this approach remains practical for large word sizes. Our results are limited to a 62-bit word size only because our weight values are represented as 64-bit signed integers. We plan to extend our implementation to use arbitrary precision arithmetic, enabling us to go well beyond this limit. The table also shows the time required to verify a single n+n-Add-Stepper. One can see that this time grows linearly with the word size. Note also that the time to completely verify an n n muliplier, including verifying all n Add-Steppers, is less than n times that of the nal Add-Stepper. The reason for this is that much of the computation for the Add-Steppers can be reused. By the way we have named the partial product input variablesp, the bit-level outputs for the Add-Steppers hardly change. In our code, we run through the complete construction of all of the Add-Steppers, but many of the results are found in the various stored tables. Even so, the time for the multiplier veri cation grows slightly worse than quadratically in the word size. Given that the hardware complexity scales quadratically in the word size, this performance is reasonable, although we believe it could be further improved. We have no explanation why the veri cation of a 56-bit multiplier requires more time than a 62-bit one. The 56-bit result appears to be an outlier in the performance trend. These results are especially appealing in light of prior results on multiplier veri cation. A brute force approach based on BDDs cannot get beyond even modest word sizes. Ochi et al 19] have successfully built the OBDDs for a 15-bit multiplier, requiring over 12 million vertices. Increasing the word size by one bit causes the number of vertices to increase by a factor of approximately 2.7, and hence even more powerful computers will not be able to get much beyond this point. Jain 13] veri ed the 16th output of circuit C6288, a 16 16 multiplier using a combination of BDDs, partial enumeration of the inputs, and probabilistic methods. The computation required 3-1/2 hours on a high performance workstation. Given the use of explicit enumeration, it is unlikely that this approach would scale well to larger word sizes. Burch 6] has implemented a BDD-based technique for verifying certain classes of multipliers. His method e ectively creates multiple copies of the multiplier and multiplicand variables, leading to BDDs that grow cubically with the word size. This approach works for multipliers, such as ours, that form all possible product bits of the form x i^yj and then sum these bits. Burch reports verifying C6288 in 40 minutes on a Sun-3 using 12 MBytes of memory. The limiting factor in dealing with larger word sizes would be the cubic growth in memory requirement. Furthemore, this approach cannot handle multipliers that use multiplier recoding techniques, although Burch describes extensions to handle some forms of recoding. Although we have only tried our methods on synthetically-generated multipliers based on add steps, we are con dent that we can handle C6288, as well as multipliers using multiplier 34 recoding and other more advanced techniques. . In addition, the performance of the Apply algorithms need to be characterized, indicating when they avoid exponential complexity.
Experimental Results
Veri cation of multipliers and other arithmetic circuits using *BMDs seems quite promising, but these ideas must be tested and extended further. In developing a comprehensive verication system based on our hierarchical methodology, it would be good to have a \proof manager" that keeps track of what components have been veri ed, checks for compatibility between encodings, etc. The hierarchical veri cation methodology described here extends to sequential circuits as well. For modeling such circuits, one could implement a form of symbolic simulator, where blocks of the circuit can be modeled at either the bit or the word level. For example, one could verify a sequential multiplier by rst simulating a single cycle at the bit level to show it implements an add step, and then a series of cycles at the word level to show this implements multiplication. Our method shows some promise for verifying oating point hardware, although di cult obstacles must be overcome. Using a version that supports rational numbers, we can eciently represent the word level functions denoted by standard oating point formats. This fact follows from our ability to represent integer formats plus exponentials. Floating point hardware, however, only computes approximations of arithmetic functions. Thus, veri cation requires proving equivalence within some tolerance, rather than the strict equivalence of the current methodology. It is unclear whether such a test can be performed e ciently. Many techniques developed for improving the e ciency and compactness of BDDs could be extended to *BMDs. Among these are dynamic variable reordering 20], and loosening the ordering requirement from a uniform total ordering to one in which variables may appear in di erent orders along di erent paths in the graphs 11, 22] . Our experience thus far has been that variable ordering is not as critical when representing functions at the word level as it is with bit-level representations. Nonetheless, these issue bear further investigation. Some of the applications proposed for EVBDDs and MTBDDs may work well with *BMDs.
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